

DEDF'2012

*"Патентная защита  
цифровой микро-электроники"*

**SoftPatent**

TechTunnel

## Зачем компании патенты?

- Единственный инструмент защиты R&D
- Инструмент цивилизованной продажи R&D
- Единственный способ продать R&D задорого
- РФ: Инструмент финансового управления
- РФ: Инструмент защиты бизнеса от рейдеров

**Как патентуется цифровая микро-электроника**



US005790062A

# United States Patent [19]

[11] Patent Number: **5,790,062**

Darnell et al.

[45] Date of Patent: **Aug. 4, 1998**

- [54] **DELTA MODULATOR WITH PSEUDO CONSTANT MODULATION LEVEL**
- [75] Inventors: **Brad Darnell, San Jose; Rouben Toumani; Paul Bauer, both of Morgan Hill, all of Calif.**
- [73] Assignee: **Wiltron Company, Morgan Hill, Calif.**
- [21] Appl. No.: **653,933**
- [22] Filed: **May 23, 1996**
- [51] Int. Cl.<sup>6</sup> ..... **H03K 13/00**
- [52] U.S. Cl. .... **341/143; 375/242**
- [58] Field of Search ..... **341/143, 144, 341/155; 375/242, 243, 250-254**

### [56] References Cited

#### U.S. PATENT DOCUMENTS

3,815,033	6/1974	Tewksbury	329/104
3,949,299	4/1976	Song	325/38 B
4,025,852	5/1977	Ching	325/38
4,123,709	10/1978	Dodds et al.	325/38
4,151,517	4/1979	Kelley	340/347
4,646,322	2/1987	Flanagin et al.	375/27
4,654,815	3/1987	Marin et al.	364/606
5,187,482	2/1993	Tiemann et al.	341/143

#### OTHER PUBLICATIONS

IEEE Catalogue No. 75 CHO 971-2 CSCB; vol. III Inst. of Electrical & Electronics Engineers, Inc. ICC75; Signal Processing in SLC-40. A 40 Channel Rural Subscriber Carrier. The Bell System Technical Journal, vol. 49, Mar. 1970, No. 3; Adaptive Delta Modulation with a One-Bit Memory, by N.S. Jayant.

Motorola Communication Device Data, Article 1, pp. 4-17-4-20.

Motorola Communication Device Data, MC34115, pp. 2-402-2-416.

Motorola Semiconductor Technical Data, MC3417; MC3418; MC3517; MC3518, pp. 2-101-2-118.

Harris Semiconductor, HC-55564 Continuously Variable Slope Delta-Modulator (CVSD), pp. 8-147-8-152, 8-144-8-146, 10-204-10-213 (1993).

Linear and Adaptive Delta Modulation, by J.E. Abate, Proceedings of the IEEE, vol. 55, No. 3, Mar., 1967.

The Application of Delta Modulation to Analog-to-PCM Encoding by David J. Goodman, The Bell System Technical Journal, vol. 48, Feb. 1969, No. 2.

Delta Modulation Codec for Telephone Transmission and Switching Applications, by R.R. Laane and B.T. Murphy, The Bell System Technical Journal, Jul.-Aug., 1970.

On Delta Modulation by David Stepan; The Bell System Technical Journal, vol. 51, Dec., 1972, No. 10.

Slope Overload Noise in Linear Delta Modulators With Gaussian Inputs; by L.J. Greenstein, The Bell System Technical Journal, vol. 52, No. 3, Mar., 1973.

Digital Coding of Speech Waveforms: PCN, DPCM, and DM Quantizers, by Nuggchally S. Jayant, Proceedings of the IEEE, vol. 62, No. 5, May 1974.

Double-Loop Sigma-Delta Modulation with dc Input, by Ning He, Federico Kuhlmann, and Andres Buzo; IEEE Transactions on Communications, vol. 38, No. 4, Apr. 1990.

Adaptive Delta Modulation for Companded PCM Coding and Decoding, by Dan C. Song, IEEE Transactions on Communications, May 1977.


(List continued on next page.)

Primary Examiner—Jeffrey A. Gaffin  
 Assistant Examiner—Peguy JeanPierre  
 Attorney, Agent, or Firm—Fliesler, Dubb, Meyer & Lovejoy

### ABSTRACT

The present invention is directed to delta modulation in which the modulation level is optimized to improve overall system performance. A delta modulator in accordance with the invention includes a step size controller having a overload detector, a step size generator and a modulation level regulator. The overload detector monitors the output serial bit stream and produces a signal indicative of whether overload conditions are present. The step size generator produces steps of varying sizes in response to an input signal. The modulation level regulator monitors the signal output from the overload detector and outputs a modulated signal when the overload detector output has reached at least a certain threshold level. The modulation level regulator output is received at the step size generator input.

37 Claims, 31 Drawing Sheets






FIG. 1  
(PRIOR ART)




FIG. 2  
(PRIOR ART)




FIG. 6




FIG. 7




FIG. 9a




FIG. 9b






FIG. 12d

FIG. 12b ↓

FIG. 12a




FIG. 12a ←

FIG. 12d

→ FIG. 12e

↓ FIG. 12f

```

short scan(unsigned int value, short criteria) short i,count;
unsigned int mask;
count = 0;
mask = 0x0001;
for (i = 0; i < 12; i++) { if (value & mask) count ++;
mask <<= 1;
} return (count >= criteria); }
/*****/
int main (int argc, char * argv []) { FILE *outf; BIT.sub.-- FILE
*outfile; unsigned int iter,max.sub.-- iter,linecount,j;
outf = fopen("pigrom4.asc","wt");
if (outfile = OpenOutputBitFile ("pigrom4.dat")) { max.sub.--
inter = 0x7fff; for (iter = 0; iter <= max.sub.-- iter; iter++) { if
(scan(iter,5)) { fprintf(outf,"0xFF.backslash.n");
for (j = 0; j < 8; j++) OutputBit(outfile,1);
} else { fprintf(outf,"0x00.backslash.n");
for (j = 0; j < 8; j++) OutputBit(outfile,0);
} } CloseOutputBitFile(outfile);
} else printf ("Can not open output file - %s.backslash.n",
argv[2]); fclose(outf); }

```

```

entity fig25a is Port ( clk_w, reset, wr: in std_logic; add_in :
integer range 0 to 15; data_in : in std_logic_vector(7
downto 0); data_out : out std_logic_vector(7 downto 0);
end fig25a; architecture synth of fig25a is constant depth :
integer := 16; type data_array is array ( integer range <> )
of std_logic_vector (7 downto 0); signal data : data_array
(0 to depth -1); begin process (clk_w) begin if (clk_w='1'
and clk_w'event) then if wr = '0' then data (add_in) <=
data_in; end if; end if; end process; data_out <= data
(add_in); end synth;

```

```

entity fig25b is Port ( clk_w, wr: in std_logic; add_in :
integer range 0 to 15; data_in : in std_logic_vector(7
downto 0); data_out : out std_logic_vector(7 downto 0); end
fig25b; architecture synth of fig25b is constant depth :
integer := 16; constant idepth : integer := (depth - 1); type
data_array is array ( integer range <> ) of std_logic_vector
(7 downto 0); signal data : data_array (0 to depth -1); begin
GEN_LABEL : for l in idepth downto 0 generate data_out
<= DATA(l) when (wr='1' and l=add_in) else (others=>'Z')
Process begin wait until (clk_w'event and clk_w = '1'); if (l =
add_in and wr = '0') then data(l) <= data_in; end if; end
process; end generate GEN_LABEL; end synth;


```


# FPGA




Как это всё реально делается


# USA / 1 патент













# SoftPatent

[www.SoftPatent.ru](http://www.SoftPatent.ru)

[SoftPatent@ru.ru](mailto:SoftPatent@ru.ru)