Blackfin Processor
Family & Positioning

Форум DEDF'2009
Minsk

Nov-09
Doc. Rev. 2.2
## Quicklink & Info

<table>
<thead>
<tr>
<th>Type of Presentation</th>
<th>Details</th>
<th>Audience</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minsk Nov. 2009</td>
<td>Technical, main info, difference</td>
<td>Mixed, 30 min</td>
</tr>
</tbody>
</table>

ESC Key, terminates the Type of Presentation

Roadmap

Go to Selection Table / main DSP groups

Skip to next DSP
In This Presentation:

• The unique architecture of Blackfin® explained

• Blackfin family overviews with key/differentiating features and target applications
  – BF512/BF514/BF516/BF518
  – BF522/BF523/BF524/BF525/BF526/BF527
  – BF531/BF532/BF533/BF535
  – BF534/BF536/BF537
  – BF538/BF538F
  – BF542/BF544/BF547/BF548/BF549
  – BF561

• Evaluation and Development with Blackfin Processors
  – Ecosystem
  – Development Tools
  – Design Support and Software Modules
Blackfin Processor

Blackfin 16-/32-bit embedded processors provide software flexibility and scalability for convergent applications:

- Multiformat Audio and Video
- Voice and Image Processing
- Multimode Baseband and Packet Processing
- Control Processing
- Real-Time Security
Blackfin Processor—Micro Signal Architecture

The Micro Signal Architecture was crafted with the requirements of a controller, a DSP, and a media processor in mind.

… IS an architecture that is optimized to perform equally well for signal processing, control processing, and media processing.

… CAN easily be programmed in assembler, C/C++, or mixed.

… IS NOT just a DSP with an enhanced instruction set.

… IS NOT just a processor with a couple of arithmetic units added.
Hierarchical memory structure
- L2 memory may be on or off chip depending on the specific device

Supports a cache (MCU) and an SRAM (DSP) memory model
- Dynamically configurable between cache and SRAM
- Caches are lockable by way or line
- Cache control instructions: prefetch, flush, and test
- Cache can be configured as write back or write through
Blackfin Processor—MMU Protects You
Supervisor and user protection of memory and registers

Application Code
Peer-Peer Protection

System Code and Event Handlers
Protected System Environment

Supervisor
Power-Down States

User

Emulation
Blackfin Processor Core

Blackfin is based on the Micro Signal Architecture jointly developed with Intel® Corporation

**Computational units**
- Two 40-bit ALUs
- Two 16-bit multipliers
- Four 8-bit video ALUs
- 40-bit shifter

**Flexible register file**
- Sixteen 16-bit registers for DSP ops
- Eight 32-bit registers for MCU ops

**MCU pointers**
- 32-bit generic pointers P0–P5
- Stack pointer, frame pointer

**DSP pointers**
- Two data address generators
- Four sets of 32-bit registers

**Byte addressing by both MCU and DSP pointers**

**Variable length instructions**
- 16-bit instructions for MCU ops
- 32-bit instructions for DSP ops
- Multi-issue, 64-bit instructions
Additional MCU Features in Blackfin

Performance counters
• Two 32-bit counters that count the occurrences of an event
• Provide feedback on the load balancing between resources

Cycle counters
• 64-bit counter, increments on every core clock cycle
• Used to measure the number of core clocks for subroutines

Exception processing as well as interrupt processing
• Exceptions are caused by instructions, such as …
  – Undefined instruction, illegal instruction, attempted access to a protected memory range
• Interrupts are caused by hardware events

Data packing and unpacking
• DMA channels for SPORTs and PPI allow packing and unpacking
• Instructions to pack and unpack 4 data bytes
Blackfin Peripheral Set (today)

- 10/100 Ethernet MAC
- USB 2.0 OTG High Speed
- CAN® 2.0B Controller(s)
- UART(s) and SPORT(s)
- Serial Peripheral Interface (SPI)
- Two Wire Interface (TWI) = I²C
- SDRAM, Flash, DDR, 1.8V mobile DDR, NAND Flash Controller
- 32-bit Watchdog Timer
- Real-time Clock with alarm features
- 32-bit timers and one 32-bit core timer
- PCI 2.2 Master and Slave
- Parallel Peripheral Interface (PPI) and Enhanced PPI (EPPI)
- General Purpose I/Os (Up to 152)
- SD/SDIO Controller
- ATAPI Controller
- Lockbox™/OTP Security
- LCD Controller/Overlay Manager
- Keyboard/Rotary Controller
Blackfin Processor Benefits

Reduce BOM by eliminating the need for multiple processors
Blackfin processor combines high performance signal processing (DSP core) and efficient control processing capabilities (RISC functionality).

Flexibly meets needs of the evolving Internet era of signal processing
Optimized for low power processing of audio, video, and communications data.

Extends battery life in portable applications
Software-controlled dynamic power management conserves power.

Easier design with glueless connectivity to popular external devices
Application-tuned system peripherals.

Reduces time to market
Simple, easy to use architecture and tools to speed time to market.

Reduces investment risk through scalability, today and tomorrow
Large portfolio of best-in-class performing processors today with a robust future roadmap.
# Blackfin Processor Portfolio

## Lower Power

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF512</th>
<th>BF514</th>
<th>BF522</th>
<th>BF523</th>
<th>BF531</th>
<th>BF533</th>
<th>BF535</th>
<th>BF537</th>
<th>BF542</th>
<th>BF561</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest BOM Cost</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Baseline Connectivity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System-Level Connectivity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low Standby</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lockbox™ Security</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System Integration</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>600 MHz or Greater</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multicore</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Higher Performance

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF516</th>
<th>BF518</th>
<th>BF524</th>
<th>BF525</th>
<th>BF532</th>
<th>BF534</th>
<th>BF536</th>
<th>BF539</th>
<th>BF544</th>
<th>BF547</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest BOM Cost</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Baseline Connectivity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System-Level Connectivity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low Standby</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lockbox™ Security</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System Integration</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>600 MHz or Greater</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multicore</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Automotive grade available.
### One Processor Is Better Than Two

<table>
<thead>
<tr>
<th>Feature</th>
<th>Convergent Processor</th>
<th>Heterogeneous Coprocessors</th>
</tr>
</thead>
<tbody>
<tr>
<td>High signal processing performance</td>
<td></td>
<td>○</td>
</tr>
<tr>
<td>High control processing performance</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>Maximum power efficiency</td>
<td></td>
<td>○</td>
</tr>
<tr>
<td>Low latency host-processor communications</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>Optimized data flow</td>
<td>○</td>
<td></td>
</tr>
<tr>
<td>Most efficient memory utilization</td>
<td></td>
<td>○</td>
</tr>
<tr>
<td>Ideal host for HLL-programmed signal processing</td>
<td>○</td>
<td></td>
</tr>
<tr>
<td>Single tool chain from development to validation</td>
<td></td>
<td>○</td>
</tr>
<tr>
<td>Deterministic task-switching</td>
<td></td>
<td>○</td>
</tr>
<tr>
<td>Single instruction set</td>
<td></td>
<td>○</td>
</tr>
</tbody>
</table>
The Blackfin BF51x Family
**BF51x Block Diagram**

**Key features of BF51x**
- 400 MHz Blackfin core
- 116 kB L1 on-chip memory
- x1 Ethernet MAC with IEEE-1588
- x1 PPI/LCD controller
- x2 UARTs
- x2 SPORTs
- x2 SPIs
- x1 TWI (I²C)
- x8 timers
- PWM unit with 3 pairs of PWM output
- x1 SDIO/CE-ATA
- x40 GPIOs
- Lockbox/OTP 8 kB
- Rotary
- Optional Flash Memory

**Package**
- LQFP w/ Exposed Pad
- CSP_BGA

**Temperature range**
- Industrial
## Blackfin Feature Comparison

<table>
<thead>
<tr>
<th>Features</th>
<th>BF512</th>
<th>BF514</th>
<th>BF516</th>
<th>BF518</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Ethernet MAC</strong></td>
<td>—</td>
<td>—</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>IEEE-1588v2 (AVB and I&amp;I)</td>
<td>Y</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RSI (MMC, CE-ATA, SDIO)</td>
<td>—</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td><strong>OTP/Security</strong></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td><strong>TWI</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>SPORTs</strong></td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td><strong>UARTs</strong></td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td><strong>SPI</strong></td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td><strong>GP timers</strong></td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td><strong>Watchdog timers</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>PWM units</strong></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td><strong>RTC</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Parallel peripheral interface</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Quadrature encoders</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>GPIOs (muxed)</strong></td>
<td>40</td>
<td>40</td>
<td>40</td>
<td>40</td>
</tr>
<tr>
<td><strong>Embedded flash (F versions)—optional</strong></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

### Memory (Bytes)

<table>
<thead>
<tr>
<th>Features</th>
<th>BF512</th>
<th>BF514</th>
<th>BF516</th>
<th>BF518</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction SRAM</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 instruction SRAM/cache</td>
<td>16 kB</td>
<td>16 kB</td>
<td>16 kB</td>
<td>16 kB</td>
</tr>
<tr>
<td>L1 data SRAM</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 data SRAM/cache</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 scratchpad</td>
<td>4 kB</td>
<td>4 kB</td>
<td>4 kB</td>
<td>4 kB</td>
</tr>
<tr>
<td>OTP</td>
<td>8 kB</td>
<td>8 kB</td>
<td>8 kB</td>
<td>8 kB</td>
</tr>
<tr>
<td>Boot ROM (not customer configurable)</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td><strong>Maximum speed grade</strong></td>
<td>400 MHz</td>
<td>400 MHz</td>
<td>400 MHz</td>
<td>400 MHz</td>
</tr>
</tbody>
</table>

### Package options

<table>
<thead>
<tr>
<th>Features</th>
<th>BF512</th>
<th>BF514</th>
<th>BF516</th>
<th>BF518</th>
</tr>
</thead>
<tbody>
<tr>
<td>176-pin LQFP w/ Exposed Pad 24x24mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>168-ball CSP_BGA 12x12mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

**Areas of differentiation**

- **SPORTs**
- **UARTs**
- **SPI**
- **GP timers**
- **Watchdog timers**
- **PWM units**
- **RTC**
- **Parallel peripheral interface**
- **Quadrature encoders**
- **GPIOs (muxed)**
- **Embedded flash (F versions)—optional**
- **Memory (Bytes)**
- **Package options**

---

17

---

17
BF51x Basics

Up to 400 MHz single-core processor;
Fully code compatible with BF53x/BF2x
- 16-/32-bit architecture
- Control, signal, and multimedia processing capabilities

Enhanced on-chip memory
- 116 kB L1 memory (48 kB instruction, 64 kB data, 4 kB scratchpad)
- 512 kB SPI flash (BF51xF version)
- Available L3 external 16-bit asynchronous and SDRAM memory access

OTP and Lockbox® Secure Technology

Enhanced connections to storage devices and WiFi modules
- 4-/8-bit port SDIO/CE-ATA connectivity: connect SD memory cards and WLAN

Ethernet MAC
- MII and RMII
- IEEE-1588—intended for industrial automation and test and measurement environments

32-bit quadrature counter
- Sense 2-bit quadrature or binary codes emitted by industrial drives
Parallel peripheral interface/LCD controller
- Connection to popular video converters and high speed CODECs
- Digital TFT LCD interface with up to 16-bit display capability

Enhanced serial connections
- Up to 2xSPORT, 2xUART, 1xTWI, 2xSPI

x8 32-bit timers for PWM, input capture, event counter

PWM unit
- Three pairs of PWM output

Up to 40 GPIOs

Watchdog timer
- 32-bit timer to implement a software watchdog function

Operating temperature -40°C to +85°C
Blackfin BF51x Market-Specific Features

“Enhanced” VoIP

Blackfin enables better quality and more features for the same price

Key features:
- Includes 10/100 eMAC for low BOM cost
- Availability of GIPS VE
- SDIO for WiFi
- 400 MHz allows addition of several channels and features like fax over IP
- Reference platform available on µClinux™

Portable

Blackfin delivers ultra-low power processing in conjunction with connectivity to low power devices

Key features:
- Low power—8.5 MMAC/mW
- Includes removable storage interfaces (WiFi, SD cards, CE-ATA devices)
- Includes CE-ATA and eMMC

Industrial & Instrumentation

Blackfin enables smart industrial equipment

Key features:
- IEEE 1588 eMAC for precision time syncing over Ethernet
- Low power for portable applications
- PWM output for 3-phase inductor applications
- SDIO for WiFi
- 400 MHz allows addition of several channels and features like fax over IP

Automotive

Blackfin enables CE connectivity within the car

Key features:
- 400 MHz at a low BOM
The Blackfin BF52x Family
The Blackfin BF52x Family of Processors

- The BF52x family is taking portable consumer devices to the next level of application features and services
- Enabling more features while increasing battery life
- New software and tools for converged applications

<table>
<thead>
<tr>
<th>Portable media player</th>
<th>WiFi networking</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Content protection</td>
</tr>
<tr>
<td></td>
<td>eCommerce</td>
</tr>
<tr>
<td></td>
<td>Lockbox Secure Technology</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Internet telephony</th>
<th>VoIP stack</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IP phone</td>
</tr>
<tr>
<td></td>
<td>Analog telephone adapters (ATA)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IP cameras</th>
<th>Video CODECs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Video doorbell</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mobile radio/TV</th>
<th>T-DMB/DAB-IP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DAB/Digital Radio Mondiale</td>
</tr>
<tr>
<td></td>
<td>IP broadcast</td>
</tr>
</tbody>
</table>
BF52x Portfolio

90 nm LP Process

12 x 12 CSP_BGA

BF526C
400 MHz
USB
10/100 Ethernet
SiP CODEC

BF524C
400 MHz
USB
SiP CODEC

BF522C
400 MHz
HDMA
SiP CODEC

BF526C
300 MHz
USB
10/100 Ethernet
SiP CODEC

BF524C
300 MHz
USB
SiP CODEC

BF522C
300 MHz
HDMA
SiP CODEC

12 x 12 and 17 x 17 CSP_BGA

BF526
400 MHz
132 kB RAM
USB
10/100 Ethernet

BF524
400 MHz
132 kB RAM
USB

BF522
400 MHz
132 kB RAM
HDMA

BF526
300 MHz
132 kB RAM
USB
10/100 Ethernet

BF524
300 MHz
132 kB RAM
USB

BF522
300 MHz
132 kB RAM
HDMA

90 nm G Process

12 x 12 CSP_BGA

BF527C
600 MHz
USB
10/100 Ethernet
SiP CODEC

BF525C
600 MHz
USB
SiP CODEC

BF523C
600 MHz
HDMA
SiP CODEC

BF527C
533 MHz
USB
10/100 Ethernet
SiP CODEC

BF525C
533 MHz
USB
SiP CODEC

BF523C
533 MHz
HDMA
SiP CODEC

12 x 12 and 17 x 17 CSP_BGA

BF527
600 MHz
132 kB RAM
USB
10/100 Ethernet

BF525
600 MHz
132 kB RAM
USB

BF523
600 MHz
132 kB RAM
HDMA

BF527
533 MHz
132 kB RAM
USB
10/100 Ethernet

BF525
533 MHz
132 kB RAM
USB

BF523
533 MHz
132 kB RAM
HDMA
BF522...BF527

Differentiation:
HOST
USB
ETHERNET

- Test and Emulate
- Interrupt Controller
- Watchdog Timer
- RTC
- PLL & Power Management
- 8 kB OTP

Up to 400 MHz Blackfin Processor Core

- Instruction Memory
  - 48 kB SRAM
  - 16 kB SRAM/Cache
- Data Memory
  - 32 + 4 kB Data SRAM
  - 32 kB SRAM/Cache

DMA Controller

- SDRAM Controller
- Memory Controller
- 32 kB ROM

- FS/HS USB OTG
- TWI, TMR0-7, CNT, SPORT0-1, UART0-1, SPI0, PPI
- Ethernet 10/100, NAND/HOST

48 GPIOs
BF522/BF524/BF526—400 MHz

Ultra-low power embedded processor

BF52x 400 MHz family
− Flexible peripheral options
− Low static current

Fully software compatible with existing BF536, BF532/1

Performance
Up to 400 MHz
16-/32-bit core
(1.8 GB/s bandwidth)

Power consumption
- Hibernate
50 μA
- Deep sleep (1.0 V)
  @ 1.0 V, 100 MHz
  2 mA @ +25°C,  6 mA @ +85°C
  @1.25 V, 350 MHz
  20 mA @ +85°C, 24 mA @ +85°C
  99 mA @ +25°C, 106 mA @ +85°C

Address range
to up to 512 MB

On-chip memory
132 kB SRAM
8 kB OTP memory

New peripherals/features
- FS/HS USB OTG
- 10/100 Ethernet MAC
- NAND flash interface
- TWI (I2C)
- SPI
- 2 x SPORT
- 2 x UART
- 48 GPIOs
- Code security

Bandwidth
- 266 Mbps I/O
- 266 Mbps DMA
- 266 Mbps memory DMA

Voltage
1.0 V to 1.2 V (INT)
1.8 V to 3.3 V (EXT)

Temperature range
- 0°C to +70°C ambient
- -40°C to +85°C ambient

Package
- 289 CSP_BGA 12 x 12 (0°C to +70°C)
- 208 CSP_BGA 17 x 17 (-40°C to +85°C)
BF523/BF525/BF527—Up to 600 MHz

Low power embedded processor

BF52x family up to 600 MHz
MIPS/$ leadership
Flexible peripheral options
Low dynamic power
Fully software compatible with existing BF53x family

Performance
- Up to 600 MHz
  - 16-/32-bit core
  - (2.4 GB/s bandwidth)

Power consumption
- Deep sleep (1.0 V): 10 mW
- @ 1.0 V, 300 MHz: 82 mW
- @ 1.0 V, 400 MHz: 99 mW
- @ 1.2 V, 600 MHz: 216 mW

SDRAM Address range
- up to 512 MB

On-chip memory
- 132 kB SRAM
- 8 kB OTP memory

New peripherals/features
- HS USB OTG
- 10/100 Ethernet MAC
- NAND flash interface
- Host interface
- TWI (I2C)
- Code security (OTP)
- PPI
- SPI
- 2 x SPORT
- Extended GPIO
- Extended GPIO
- Code security (OTP)

Bandwidth
- 266 Mbps I/O
- 266 Mbps DMA
- 266 Mbps memory DMA

Voltage
- 0.95 V to 1.2 V (INT)
- 1.8 V to 3.3 V (EXT)

Temperature range
- -40°C to +85°C ambient
- 0°C to +70°C ambient

Package
- 289 CSP_BGA 12 x 12 (0°C to +70°C)
- 208 CSP_BGA 17 x 17 (-40°C to +85°C)
BF523/BF525/BF527 Product Comparison

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF523</th>
<th>BF525</th>
<th>BF527</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDMA</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>USB</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Ethernet MAC</td>
<td>-</td>
<td>-</td>
<td>Y</td>
</tr>
<tr>
<td>TWI</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SPORTs</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>UARTs</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>SPI</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GP timers</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Watchdog timers</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NAND flash</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>RTC</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Parallel peripheral interface</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GPIOs</td>
<td>48</td>
<td>48</td>
<td>48</td>
</tr>
</tbody>
</table>

**Embedded CODEC (-C versions)**

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF523</th>
<th>BF525</th>
<th>BF527</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction SRAM</td>
<td>48 kB</td>
<td>48 kB</td>
<td>48 kB</td>
</tr>
<tr>
<td>L1 instruction SRAM/cache</td>
<td>16 kB</td>
<td>16 kB</td>
<td>16 kB</td>
</tr>
<tr>
<td>L1 data SRAM</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 data SRAM/cache</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 scratchpad</td>
<td>4 kB</td>
<td>4 kB</td>
<td>4 kB</td>
</tr>
<tr>
<td>OTP</td>
<td>8 kB</td>
<td>8 kB</td>
<td>8 kB</td>
</tr>
<tr>
<td>Boot ROM (not customer configurable)</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
</tbody>
</table>

**Memory (bytes)**

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF523</th>
<th>BF525</th>
<th>BF527</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction SRAM</td>
<td>48 kB</td>
<td>48 kB</td>
<td>48 kB</td>
</tr>
<tr>
<td>L1 instruction SRAM/cache</td>
<td>16 kB</td>
<td>16 kB</td>
<td>16 kB</td>
</tr>
<tr>
<td>L1 data SRAM</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 data SRAM/cache</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 scratchpad</td>
<td>4 kB</td>
<td>4 kB</td>
<td>4 kB</td>
</tr>
<tr>
<td>OTP</td>
<td>8 kB</td>
<td>8 kB</td>
<td>8 kB</td>
</tr>
<tr>
<td>Boot ROM (not customer configurable)</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
</tbody>
</table>

**Maximum speed grade**

<table>
<thead>
<tr>
<th>BF523</th>
<th>BF525</th>
<th>BF527</th>
</tr>
</thead>
<tbody>
<tr>
<td>600 MHz</td>
<td>600 MHz</td>
<td>600 MHz</td>
</tr>
</tbody>
</table>

**Package options**

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF523</th>
<th>BF525</th>
<th>BF527</th>
</tr>
</thead>
<tbody>
<tr>
<td>208-ball CSP_BGA 17 x 17 0.8 mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>289-ball CSP_BGA 12 x 12 0.5 mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>
Embedded Audio CODEC

BF52xC

– HS USB OTG/NAND Interface
– Embedded low power CODEC supports a System in Package (SiP)
– Versions available with 300 through 600 MHz BF52xC

CODEC

– The BF52xC supports a SiP implementation of a low power stereo CODEC with integrated headphone driver
– The CODEC is designed specifically for low power applications, including MP3 audio and speech players and recorders
– Further information on the CODEC specification and features can be provided under NDA
## BF522/BF524/BF526 Product Comparison

<table>
<thead>
<tr>
<th>Feature</th>
<th>BF522</th>
<th>BF524</th>
<th>BF526</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDMA</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>USB</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Ethernet MAC</td>
<td>-</td>
<td>-</td>
<td>Y</td>
</tr>
<tr>
<td>TWI</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SPORTs</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>UARTs</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>SPI</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GP timers</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Watchdog timers</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NAND flash</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>RTC</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Parallel peripheral interface</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GPIOs</td>
<td>48</td>
<td>48</td>
<td>48</td>
</tr>
<tr>
<td>Embedded CODEC (-C versions)</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td><strong>Memory (bytes)</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1 instruction SRAM</td>
<td>48 kB</td>
<td>48 kB</td>
<td>48 kB</td>
</tr>
<tr>
<td>L1 instruction SRAM/cache</td>
<td>16 kB</td>
<td>16 kB</td>
<td>16 kB</td>
</tr>
<tr>
<td>L1 data SRAM</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 data SRAM/cache</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td>L1 scratchpad</td>
<td>4 kB</td>
<td>4 kB</td>
<td>4 kB</td>
</tr>
<tr>
<td>OTP</td>
<td>8 kB</td>
<td>8 kB</td>
<td>8 kB</td>
</tr>
<tr>
<td>Boot ROM (not customer configurable)</td>
<td>32 kB</td>
<td>32 kB</td>
<td>32 kB</td>
</tr>
<tr>
<td><strong>Maximum speed grade</strong></td>
<td>400 MHz</td>
<td>400 MHz</td>
<td>400 MHz</td>
</tr>
<tr>
<td><strong>Package options</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>208-ball CSP_BGA 17 x 17 0.8 mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>289-ball CSP_BGA 12 x 12 0.5 mm</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

Differentiation
Audio playback of WMA9 from MLC NAND flash w/WM DRM-PD 33.9 (500 mAh) battery hours

Platform software

Applications
- Customer apps
- HMI

Middleware layer

Core middleware blocks
- File system
- Network stack

Multimedia middleware (eMedia)
- GUI
- AV player
- USB
- Transport (Mux/Demux)
- DRM
- AV CODECs

System services
- WLAN stack
- OS abstraction layer (OSAL)

Driver abstraction layer (DAL)
- System services
- Device drivers

Hardware abstraction layer (HAL)

RTOS kernel

BF52x system components

Blackfin development tools

Hardware platform
eCommerce/Content Protection

Lockbox Secure Technology for Blackfin

Benefits:

**IP protection**
- Ensure code has not been altered and comes from the appropriate source through authentication
- Verify a code or data image against its embedded digital signature

**Prevention of mass copying**
- Utilize unique chip ID to “lock” processor to one specific boot source/device
- Identify valid media content—digital rights management

**Secure transactions**
- Support cryptographic encryption/decryption when confidentiality is required
The Blackfin BF542/BF544/BF547/BF548/BF549 Family
Blackfin BF542/BF544/BF547/BF548/BF549

Deliver high system performance for convergent applications

• Increased I/O bandwidth (2x)
• Increased on-chip memory
• Rich peripheral set

Embedded with new Lockbox Secure Technology
Meet the challenges of designing electronics for today’s convergent applications and beyond

Target Convergent Applications:

- Avionics communications
- Wireless telecommunications, radios, and equipment
- Security and access control systems
- Industrial control and factory automation
- Digital radio
- Audio jukebox
- Navigation
- Handsfree phone operation
BF547/BF548/BF549 Block Diagram

Applicable markets:
- Advanced vehicle infotainment
- Mobile communications
- Security and access control systems
- Industrial control and factory automation
- Portable media players

Core frequency:
- Up to 600 MHz

Memory:
- 260 kB on-chip L1 and L2

Package:
- 400-ball, 17 mm x 17 mm CSP_BGA, 0.8 mm pitch
- -40°C/+85°C ambient
BF54x Family Basics

Up to 600 MHz single core processor; fully code compatible with BF53x

Enhanced Memory Interfaces
– DDR1 memory support
  • Optional products available with 1.8V mobile DDR support
– NAND, NOR, CF: supporting cost-effective storage
– ATAPI interface: audio and video ripping to HDD, DVD

Lockbox Secure Technology
Enhanced connections to storage devices
– HS USB OTG: connectivity to portable storage media and devices
– SDIO connectivity: connect to WLAN or BT

Enhanced and multiple PPIs
– Connection to popular video converters and high speed CODECs
– Digital TFT LCD interface with up to 24-bit display capability

Pixel compositor
– Hardware accelerator for color conversion, alpha blending, and overlays for MIPS reduction

Enhanced serial connections
– Up to 4xSPORT, 4xUART, 2xTWI, 3xSPI, 2xCAN
– 1xup/down counter, 8 x 8 keysкан/keyboard interface
– Up to 152 GPIOs
BF54x Family Memory

On-chip
- 132 kB L1 memory (64 kB instruction, 64 kB data, 4 kB scratchpad)
  - Equivalent to the BF534/BF537 devices
- Up to 128 kB L2 unified instruction/data SRAM depending on version
- OTP secure locations

Off-chip
- 16-bit asynchronous memory interface
  - 4 X 64 MB NOR linear addressing
  - Direct NAND addressing
  - Burst-mode NOR capability
- Separate synchronous memory interface
  - 512 MB DDR1 memory
  - 1.8 V mobile DDR memory
BF54x Family Peripherals

Parallel ATAPI-6 interface
- Separate interface from DDR memory subsystem for access to HDD, DVD, etc.
- Supports max DVD transfer rates
- Multiplexed with asynchronous memory interface

High speed USB OTG interface with integrated PHY

Enhanced PPIs
- Up to 75 MHz operation, for connection to high speed ADCs and DACs
- EPPI0 can connect to 18-bit and 24-bit RGB LCD displays
- EPPI1 can be split into two independent 8-bit EPPIs (EPPI1/EPPI2)
- EPPI clock sourced internally or externally

Pixel compositor offloads compute-intensive video and imaging tasks
- RGB<->YUV color conversion
- Graphics blending
- Image and video overlays

Secure digital host
- 4-bit port for connection to SD memory cards and SDIO modules like WLAN and Bluetooth®
Evaluation and Development with Blackfin Processors

• Ecosystem
• Development Tools
• Design Support & Software Modules
The Blackfin Ecosystem
Tools, RTOS and network stacks/graphics, etc.*

Past
Tools
VisualDSP++®

Present
• VisualDSP++ and EZ-Kit Lite® Development Tools
• Green Hills® MULTI
• National Instruments (LabVIEW™)
• GAIO Technology (Japan)
• GCC
• HHCN BSP (China)
• Embest (China—pending)

RTOS/OS
VDK
• VDK (Analog Devices)
• ThreadX®, Net-X stack (Express Logic)
• Nucleus (Mentor Graphics/Accelerated Technology)
• INTEGRITY® (Green Hills)
• velOSity (Green Hills)
• µClinux
• Real Time Architect (ETAS Group)
• Quadros RTXC (Quadros)
• Fusion™, Fusion NET stack (Unicoi Systems™)
• KwikNet™ stack (Kadak)

Application Layer
DSP Libraries
• Emuzed
• AuthenTec
• Roku™
• Aerostream
• Sonarics
• Opgate
• On2

* Partial Listing
Open-Source Linux Tool Chain

www.blackfin.uclinux.org

- Grass-roots Blackfin developer program
- ADI’s tools infrastructure investment
  Seeds the open-source community
- Growing awareness: 60,000 unique hits per month

Traditional design project (18 months)

Evaluator | Assemble Tools | Create Target HW | SW Development | Ship

Open-source model

Evaluator | Get BSP | Easy Integration | Ship

Processor/Hardware evaluation based on:
- Available apps and device drivers
- Tools and debugging environment
- Standard open-source test suites

SW development entails:
- Obtaining device drivers from suppliers
- Build open-source applications
- Porting proprietary applications

www.blackfin.uclinux.org for more information
Blackfin Processor Development Tools

Development tools provide easier and more robust methods for engineers to develop and optimize DSP systems and shorten product development cycles for faster time-to-market. Components include:

- **EZ-KIT Lite®**
  Desktop evaluation board includes an evaluation suite of VisualDSP++® development environment. The evaluation suite of VisualDSP++ has limited memory only.

- **EZ-Extender®**
  EZ-Extender daughter boards give developers access and ability to connect various peripherals from Analog Devices and third parties to the expansion interface of the EZ-KIT Lite evaluation kits.

- **EZ-Board™**
  The EZ-Board evaluation board provides developers with a low-cost platform for initial evaluation of the Analog Devices processors via an external emulator standalone debug agent board or uClinux®. Note: this board is not equipped with any JTAG debug interface. To debug you must have a Debug Agent Board and Emulator. The EZ-Board has an expansion interface that allows for modularity with different EZ-Extender boards.

- **Debug Agent Board**
  The Standalone Debug Agent is intended to provide a modular low cost emulation solution for EZ-Boards as well as evaluation boards designed by third parties. The standalone debug agent is very similar to the debug agent that is on existing EZ-KIT Lites but will have the flexibility to move from one board to another board.

- **Starter Kit**
  Provides everything needed to get started on an application. Starter Kits contain a Blackfin EZ-KIT Lite, EZ-Extender daughter board(s), and the Software Development Kit (SDK) which contains sample code, "how to" documents, and various encoders/decoders that make getting started on an application easy and shorten the learning curve.

- **Emulators**
  Rapid on-chip debugging allows developers to load code, set breakpoints, and observe variables, memory, registers, etc.
ADZS-ICE-100B JTAG Emulator

- Supports ADI’s Blackfin Processors (no SHARC support)
  - PC to host interface is USB 2.0
    - Bus Powered
    - Plug-Fest certification pending
  - Small Form Factor
    - 3.0” x 0.78”
  - IEEE 1149.1 JTAG Compliant
  - CE Certified
  - ROHS Compliant
ADZS-ICE-100B Features

• Fully compatible with VisualDSP++ IDDE and GDB debug Interfaces
  – Complete debug capability including:
    • R/W memory and registers
    • Program download
    • Hardware and software breakpoints
    • Run, Step, Halt,
  • Multiprocessor support
    – Synchronous run, step and halt
  • 1.8V, 2.5V, and 3.3V I/O targets
  • Download speeds of up to 250 Kbytes/sec
  • Statistical Profiling and the Background Telemetry Channel are not supported
# ADI Emulator feature comparison

<table>
<thead>
<tr>
<th>Feature</th>
<th>HP USB ICE</th>
<th>USB ICE</th>
<th>ICE 100B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resale</td>
<td>$4000</td>
<td>$1200</td>
<td>$150</td>
</tr>
<tr>
<td>Download Speed</td>
<td>1.5 MB/sec</td>
<td>150 KB/sec</td>
<td>250 KB/sec</td>
</tr>
<tr>
<td>Multiprocessor Support</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>1.8, 2.5, 3.3V Compliant</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>5V tolerant and 3.3V compliant for 5V processors and DSPs</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Supports all ADI Processors &amp; DSPs</td>
<td>Blackfin/SHARC/TigerSHARC</td>
<td>Blackfin/SHARC/TigerSHARC</td>
<td>Blackfin only</td>
</tr>
<tr>
<td>Background Telemetry Channel</td>
<td>YES</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>Statistical Profiling</td>
<td>YES</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>CE Certified</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>ROHS Compliant</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
</tbody>
</table>
Blackfin Software Modules

Video/Imaging Decode
- JPEG Decoder
- MPEG-4 SP/ASP Decoder
- H.264 BP Decoder
- Windows Media Video (WMV9) Standard Decoder
- MPEG-2 Video Decoder

Video/Imaging Encode
- JPEG Encoder
- MPEG-4 SP/ASP Encoder
- H.264 BP Encoder

Audio Decoders & Post Decoders
- MP3 Decoder
- Windows Media Audio (WMA9) Standard Decoder
- MPEG-4 HE-AAC v2 Decoder with DAB Support (includes MPEG-4 HE-AAC v1 Decoder)
- MPEG-4 AAC-LC Decoder
- DTS Neo:6
- DTS 5.1 Decoder
- Dolby Digital (AC-3) 5.1 Decoder
- Dolby Headphone v2
- Dolby Virtual Speaker
- Dolby Pro Logic IIx Decoder

Audio Encoders
- MP3 Encoder
- MPEG-4 HE-AAC v2 Encoder
- Dolby Digital (AC-3) Consumer Encoder
- Windows Media Audio (WMA9) Standard Encoder

Post Processing
- Asynchronous Sample Rate Converter
- Enhanced Video Post Processing (eVPP)
- Multi-band Graphic Equalizer

Other Software
- Other software can be made available upon request
  software.module.request@analog.com
Requesting Software/Licensing

• Customers can download many software modules from ADIs website directly to their machines
  – Uses click-through license agreement
  – Not all software available for download, refer to SRF information below
  – Some software modules time-out under evaluation license

• Alternatively, request software using our on-line Software Request Form (SRF)
  – Includes complete list of standard software modules available from ADI
  – Agreements sent directly to customer for their signature
  – Latest updates & non timed-out versions available
  – Code shipped directly to customer via FTP
    www.analog.com/requestsoftware
Summary

• The MCU and DSP selection process is inherently different
  – Blackfin addresses the key criteria of both processes

• Common features in Blackfin that are also common in MCUs
  – Hierarchical memory, instruction and data caches
  – Memory management unit that offers user space and memory protection
  – A broad set of peripherals common in MCUs

• Rich peripheral mix to provide system functionality at lowest BOM cost

• Numerous third-party tools and operating systems